Modeling, analysis and optimization of network-on-chip communication architectures /

Traditionally, design space exploration for Systems-on-Chip (SoCs) has focused on the computational aspects of the problem at hand. However, as the number of components on a single chip and their performance continue to increase, the communication architecture plays a major role in the area, perform...

Full description

Saved in:
Bibliographic Details
Main Authors: Ogras, Umit Y.
Corporate Authors: SpringerLink (Online service)
Group Author: Marculescu, Radu
Published: Springer,
Publisher Address: Dordrecht :
Publication Dates: 2013.
Literature type: eBook
Language: English
Series: Lecture notes in electrical engineering ; 184
Subjects:
Online Access: http://dx.doi.org/10.1007/978-94-007-3958-1
Summary: Traditionally, design space exploration for Systems-on-Chip (SoCs) has focused on the computational aspects of the problem at hand. However, as the number of components on a single chip and their performance continue to increase, the communication architecture plays a major role in the area, performance and energy consumption of the overall system. As a result, a shift from computation-based to communication-based design becomes mandatory. Towards this end, network-on-chip (NoC) communication architectures have emerged recently as a promising alternative to classical bus and point-to-point communication architectures.This book explores outstanding research problems related to modeling, analysis and optimization of NoC communication architectures. More precisely, we present novel design methodologies, software tools and FPGA prototypes to aid the design of application-specific NoCs.
Carrier Form: 1 online resource.
ISBN: 9789400739581 (electronic bk.)
9400739583 (electronic bk.)
Index Number: TK5105
CLC: TN43
Contents: Introduction --
Literature Survey --
Motivational Example: MPEG-2 Encoder Design --
Target NoC Platform --
NoC Performance Analysis --
Application-Specific NoC Architecture Customization Using Long-Range Links --
Analysis and Optimization of Prediction-Based Flow Control in Networks-on-Chip --
Design and Management of VFI Partitioned Networks-on-Chip --
Conclusion.