Digital system clocking high performance and low-power aspects /
Saved in:
Group Author: | ; ; ; |
---|---|
Published: |
|
Literature type: | Electronic eBook |
Language: | English |
Subjects: | |
Online Access: |
http://onlinelibrary.wiley.com/book/10.1002/0471723703 |
Carrier Form: | 1 online resource (xv, 245 pages) : illustrations |
Bibliography: | Includes bibliographical references (pages 233-240) and index. |
ISBN: |
9780471723707 0471723703 9780471723684 0471723681 |
Index Number: | TK7868 |
CLC: | TN710.2 |
Contents: |
Introduction. Clocking in Synchronous Systems. System Clock Design. Timing Parameters. Clock Signal Distribution -- Theory of Clocked Storage Elements. Latch-Based Clocked Storage Elements. Flip-Flop -- Timing and Energy Parameters. Energy Parameters. Interface with Clock Network and Combinational Logic -- Pipelining and Timing Analysis. Analysis of a System that Uses a Flip-Flop. Analysis of a System that Uses a Single Latch. Analysis of a System with a Two-Phase Clock and Two Latches in an M-S Arrangement. Analysis of a System with a Single-Phase Clock and Dual-Edge-Triggered Storage Elements -- High-Performance System Issues. Absorbing Clock Uncertainties. Time Borrowing. Time Borrowing and Clock Uncertainty -- Low-Energy System Issues. Low-Swing Circuit Techniques. Clock Gating. Dual-Edge Triggering. Glitch Robust Design -- 7 Simulation Techniques. The Method of Logical Effort. Environment Setup. Appendix -- State-of-the-Art Clocked Storage Elements in CMOS Technology. Master-Slave Latch Examples. Flip-Flop Examples. Clocked Storage Elements with Local Clock Gating. Low-Swing Clock Storage Elements. Dual-Edgc-Triggered Clocked Storage Elements. Summary -- Microprocessor Examples. Clocking for Intel Microprocessors. Sun Microsystems Ultrasparc-III Clocking. Alpha Clocking: A Historical Overview. Clocked Storage Elements in IBM Processors. |